Spatial and energetic distribution of border traps in the dual
As the continuous scaling of gate dielectric thickness is leading to the intolerable tunneling gate leakage and power consumption, Hf-based high-k dielectric has been recognized as the most promising candidate for future advanced gate stacks in sub-45-nm node technologies. However, mobility degradation and other reliability issues such as transient V t instability are still the major problems needed to be overcome. These problems can be addressed as the transient charging and discharging of the preexisting traps in Hf-based high-k dielectrics by using the pulse I d -V g technique, 1,2 which may originate from the direct tunneling between the injected charge carriers and preexisting high-k traps. The tunneling model through the thin interfacial oxide is similar to the one of tunneling into near-interface oxide traps that has already been studied and proposed. [3] [4] [5] These nearinterface oxide traps are defined as the oxide traps located near the interface that can exchange charge carriers with the underlying Si substrate through direct tunneling and are suggested to be named as "border traps" to be distinguished from the conventional interface states and oxide traps. 6, 7 In this work, an elastic tunneling model through trapezoidal potential barriers has been proposed to profile the spatial and energetic distribution of border traps in the HfO 2 / SiO 2 high-k gate stack by low-frequency capacitance-voltage measurements. Figure 1 shows the capacitance-voltage characteristics of the TiN/HfO 2 ͑3.2 nm͒ / SiO 2 ͑0.8 nm͒ / n-Si metal-oxidesemiconductor ͑MOS͒ capacitor with gate area = 10 000 m 2 measured and corrected at various frequencies, and the details of device fabrication process could be found elsewhere. 8 The capacitance increase in accumulation region could be observed at low-frequency C-V curves, and the low-frequency dielectric capacitance increases with the decrease of measurement frequency and the increase of gate bias voltage. To eliminate the influences of parasitic components such as the substrate/well resistance R s and external inductance L s on the measured dielectric capacitance C p , two-frequency C-V correction method using a five-element circuit model 9 has been used to correct the faulty C-V curves at high frequencies ͑ജ500 kHz͒. Also, it has been demonstrated that the influences of these parasitic components on the measured dielectric capacitance could be ignored at frequencies lower than 500 kHz by formulating C p as a function of the frequency, ideal dielectric capacitance C 0 , and other parasitic components
In addition, the dielectric capacitance increase at low-frequency C-V curves could not be observed in conventional SiO 2 Note that this low-frequency capacitance increase of Hf-based high-k gate dielectrics could only be observed in high-k MOS capacitors with n-type Si substrate biased in the accumulation region or in high-k n-channel metal-oxide-semiconductor field-effect transistors biased in the inversion region. In other words, the charge carriers tunneling through the thin interfacial oxide must be electrons due to their smaller effective mass and energy barrier height as compared to holes.
The dielectric capacitance increase at low frequencies could be explained by proposing a frequency-and voltagedependent border trap capacitance C bt in parallel with the ideal dielectric capacitance C 0 as shown in the inset of Fig.  1 . If the charging and discharging of border traps in the HfO 2 high-k dielectric can immediately follow the small-signal frequency, these border traps would contribute an additional dielectric capacitance C bt . Moreover, C 0 can be obtained by measuring at high frequencies ͑ജ500 kHz͒ with the appropriate correction of parasitic components, since C bt is negligible at such high frequencies. Figure 2 shows the extracted border trap capacitance C bt as a function of measurement frequency under various gate bias voltages, and these frequency and voltage dependences of C bt can be transformed into the relations of tunneling distance from the Si substrate and trap energy depth from HfO 2 conduction band edge, respectively. These findings are similar to those of nearinterface oxide traps observed by low-frequency charge pumping method or the transient capacitance signal by tunneling deep-level transient spectroscopy.
10-12 Figure 3 shows the schematic band diagram of the TiN / HfO 2 / SiO 2 / n-Si MOS capacitor biased in accumulation region with the illustrations of tunneling distance and carrier energy coordinates. Similar to the interface state capacitance C it , the border trap capacitance C bt may result from an equivalent surface density of border traps D bt ͑cm −2 eV −1 ͒, which is the integration of the border trap volume density from the base oxide thickness x 1 to the maximum tunneling distance x max in the HfO 2 high-k dielectric if there is negligible border traps in the thermally grown interfacial oxide:
where q is the electron charge, A G is the gate area, and N bt is the border trap volume density ͑cm −3 eV −1 ͒ as a function of the tunneling distance x and trap energy depth E t . In addition, the inset of Fig. 2 shows that C bt is linearly proportional to the gate area as proposed. Assume that the charging and discharging of border traps mainly occur at the Si conduction band edge through direct tunneling and that these border traps are widely distributed over a defect band, not at a single energy level, in the HfO 2 high-k dielectric.
1 Then the trap energy depth E t from the HfO 2 conduction band edge could be approximately obtained under various gate bias voltages if the two-band structure ͑SiO 2 and HfO 2 ͒ with trapezoidal potential barriers has been considered:
where ⌽ c2 ͑1.9 eV͒ is the conduction band offset of HfO 2 , 13 1 and 2 are the electric fields in the SiO 2 and HfO 2 dielectrics, and x 1 is the base oxide thickness ͑0.8 nm͒. Assume that the above tunneling transition is an elastic tunneling process with symmetric forward and reverse tunneling probabilities, then the tunneling time constants between the available Si conduction band states and localized border traps should be equal to or less than a quarter of measurement period 1 / f:
where f is the measurement frequency, 0 is the preexponential factor ͑ϳ10 −10 s͒ which is relatively insensitive to the tunneling distance and trap energy depth, 14 ប is the reduced Planck constant, ⌽ c1 ͑3.1 eV͒ is the conduction band offset of SiO 2 , and m 1 * ͑0.42m 0 ͒ and m 2 * ͑0.18m 0 ͒ are the effective masses of electrons in SiO 2 and HfO 2 dielectrics. 4, 13 Subsequently, the maximum tunneling distance x max that can be reached during the measurement cycle could be extracted from Eq. ͑3͒ with the given parameters above. Finally, the spatial and energetic distribution of the border trap volume density could also be obtained as follows:
. ͑4͒ Figure 4 shows the spatial and energetic distribution of the border trap volume density N bt ͑ϳ10 18 -10 20 cm −3 eV −1 ͒ in the dual-layer HfO 2 / SiO 2 high-k gate stack. Symbols are model-extracted data points, and three-dimensional ͑3D͒ mesh is the smoothed surface profiling of these points. As the tunneling distance reaches the HfO 2 high-k dielectrics ͑x Ͼ 0.8 nm͒, N bt begins to increase gradually and eventually becomes saturated. Furthermore, N bt increases exponentially with the decrease of trap energy depth E t , and it appears to be insensitive to the tunneling distance. These results suggest that most of the preexisting high-k traps are located in the HfO 2 bulk layer and that considerable parts of these traps are positioned at the shallow energy levels.
Dielectric capacitance increase of the dual-layer HfO 2 / SiO 2 high-k gate stack has been observed by the lowfrequency C-V measurements. This phenomenon could be well explained by proposing a frequency-and voltagedependent border tarp capacitance in parallel with the ideal dielectric capacitance as long as the transient charging and discharging of these border tarps could immediately follow the measurement frequency. In addition, these frequency and voltage dependences of the border trap capacitance could be transformed into the relations of the tunneling distance and trap energy depth by using an elastic tunneling model between the Si conduction band states and localized border traps through trapezoidal potential barriers. Based on this physical model, the spatial and energetic distribution of the border trap volume density in the HfO 2 high-k dielectric could be profiled as a smoothed 3D mesh. This technique can be easily integrated into the routine measurement and analysis procedure to monitor the quality of Hf-based high-k dielectrics, since only the MOS capacitors with n-type Si substrate are needed. 
